


Appendix A Block Diagram

Figure A-1 Block Diagram CC143





This Page Intentionally Left Blank

Appendix B Schematic Diagrams


Sheet 1	VMEbus Connectors
Sheet 2	VMEbus Interface
Sheet 3	Address Decoder
Sheet 4	Address Select
Sheet 5	Board Select
Sheet 6	Address Buffers
Sheet 7	Control Buffers
Sheet 8	Data Buffers
Sheet 9	Data Buffer Control
Sheet 10	Video Memory
Sheet 11	1-Mbyte Video Memory
Sheet 12	1-Mbyte Video Memory
Sheet 13	1-Mbyte Video Memory
Sheet 14	1-Mbyte Video Memory
Sheet 15	Address Multiplexers
Sheet 16	Local Databus Termination
Sheet 17	Video Interface
Sheet 18	Video Controller
Sheet 19	ADBUS Buffers
Sheet 20	ADBUS Termination
Sheet 21	Serial Interface
Sheet 22	Mouse & Keyboard Interface
Sheet 23	Control Logic
Sheet 24	Video RAM Control 1
Sheet 25	Video RAM Control 2
Sheet 26	I/O Control
Sheet 27	DIP Switch (SW2)
Sheet 28	DIP Switch (SW3)
Sheet 29	Miscellaneous Logic
Sheet 30	Decoupling Capacitors


Sheet Hierarchy















REV.	DATE	COMPANY COMPCONTROL	
1.0	89-12-28	MODULE VMEbus	TYPE CC143
1.1	90-04-27	TITLE	
		Address Select	
		Pg 1 OF 1	SHEET 4 OF 30










REV.	DATE	COMPANY COMPCONTROL	
1.0	89-12-28	MODULE VMEbus	TYPE CC143
1.1	90-04-27	TITLE	
		Control Buffers	
		Pg 1 OF 1	SHEET 7 OF 30








REV.	DATE	COMPANY COMPCONTROL	
1.0	89-12-28	MODULE VMEbus	TYPE CC143
1.1	90-04-27	TITLE	
		Data Buffer Control	
		Pg 1 OF 1	SHEET 9 OF 30





























REV.	DATE	COMPANY COMPCONTROL	
1.0	89-12-28	MODULE VMEbus	TYPE CC143
1.1	90-04-27	TITLE	
		ADDRESS Buffers	
		Pg 1 OF 1	SHEET 19 OF 30







REV.	DATE	COMPANY COMPCONTROL	
1.0	89-12-28	MODULE VMEbus	TYPE CC143
1.1	90-04-27	TITLE	
		Serial Interface	
		Pg 5 OF 7	SHEET 21 OF 30










REV.	DATE	COMPANY	COMPCONTROL
1.0	83-12-28	MODULE	VMEbus
1.1	90-04-27	TITLE	Video RAM Control 1
1.2	90-07-20		
		Pg 1 OF 2	SHEET 24 OF 30











REV.	DATE	COMPANY COMPCONTROL	
1.0	89-12-28	MODULE VMEbus	TYPE CC143
1.1	90-04-27	TITLE	
		DIP Switch	
		Pg 1 OF 1	SHEET 28 OF 30




REV.	DATE	COMPANY COMPCONTROL	
1.0	89-12-28	MODULE VMEbus	TYPE CC143
1.1	90-04-27	TITLE	
		Miscellaneous Logic	
		Pg 7 OF 7	SHEET 29 OF 30



Appendix C Component Layout

Figure C-1 Component Layout CC143



This Page Intentionally Left Blank

Appendix D List of Components

Integrated Circuits (TTL)

U9-U11	74ACT158	Quad 2-input multiplexer
U12	74AS244	Octal bus driver ninv 3-state
U13	74LS244	Octal bus driver ninv 3-state
U14	7407	Hex buffer driver o.c.
U16-U18	74LS245	Octal transceiver ninv 3-state
U19	AM29827	10-bit buffer line driver ninv 3-st
U22-U26	74AS153	Dual 4-input multiplexer
U27,U28	74F245	Octal transceiver ninv 3-state
U29-U32	74F543	Octal registered transceiver
U35	74S38	Quad 2-input NAND o.c.
U38	74S85	4-bit magnitude comparator
U39	74LS14	Hex inverter
U40,U41,U82	74ALS573	Octal D-type transparent latch 3-st
U42,U43	74LS541	Octal buffer, line driver 3-state
U45	74F74	Dual D-type flip-flop
U49	74145	BCD-to-decimal decoder/driver

Integrated Circuits (PLD)

U1	143-001-1	PLD11 GAL16V8-20
U2	143-002-0	PLD12 GAL16V8-20
U3	143-003-1	PLD13PAL22V10-20
U4	143-004-2	PLD6 GAL20V8-20
U5	143-005-0	PLD8GAL16V8-20
U6	143 <x> 006-1	PLD9 <x> GAL16V8-20
U7	143-007-1	PLD10 GAL16V8-20
U8	143-008-1	PLD7 PAL22V10-20
U33	143-033-1	PLD4 PLS153
U34	143-034-1	PLD3 GAL16V8-20
U36	143 <x> 036-1	PLD1 <x> EPM5032DC-2
U37	143-037-1	PLD2 EPM5032DC-2
U47	143-047-1	PLD14 GAL16V8-20
U48	143-048-1	PLD5 GAL16V8-20

Memory Devices

U50-U81	TC524256Z-10 TC524257Z-10 TC524258Z-10	256Kx4 multi-port Dram 100ns + Raster operations + Special Write Functions
---------	--	--

Integrated Circuits (Miscellaneous)

X1	YR8MDX	5 or 8 MHz clock generator
X2	YR06EXO3	14.7456 MHz clock generator
X3	YR32MDX	32 MHz clock generator
U15	LT1081CN	Dual line driver/receiver
U20	LM334Z	Precision current reference
U21	IMSG300	Color video controller
		84-pin PGA socket
U44	SCN68562C4A52	Dual universal serial comm. contr.
		52-pin PLCC socket
U46	TL7705A	Supply voltage supervisor

Capacitors

C1,C93-C96	WIMA-MKS2-1UF	1 μ F/25V
C3,C6,C7	ELCO2222035479	non-solid alu-elco 47 μ F/16V
C4,C5		0.1 μ F (0.2")
C2,C10-C60	AVXMD015C104K	0.1 μ F (0.3")
C61-C92	VP32BY104MAD006	0.1 μ F (0.1")

Resistors

R1	RSFR25159	Standard film 15 ohm 5%
R2	RSFR25151	Standard film 150 ohm 5%
R3-R5	RSFR25759	Standard film 75 ohm 5%
R6-R8	RSFR25102	Standard film 1k ohm 5%

Resistor Networks

RN1,RN2	RNS9BUS392	4610X-101 3k9 pull-up
RN9-RN15,RN18	RNS9BUS392	4610X-101 3k9 pull-up
RN3-RN8	RNS4ISO330	4608X-102 33 ohm series
RN16,RN17	RNS4ISO330	4608X-102 33 ohm series
RN19-RN26	RNS4ISO330	4608X-102 33 ohm series

Connectors/Jumpers

P1-P2	P96ABC-EA	96-pin IEC 603 male connector
P3	P9-DA	9-pin D-type male connector
J1	DIN6-MINI	6-pin mini DIN connector
J2-J4	BNC-AP	BNC connector
JB1	JB2X3	2x3-pin jumper block
JB2-JB4	JB1X2	1x2-pin jumper block

Diodes

CR1-CR7	1N4148	Diode
---------	--------	-------

Switches

SW1	SSDRD16C	Rotary hexadecimal dip switch
SW2,SW3	SSDIP8	16-pin dip switch

Note: Some parts may have been replaced by their equivalent types.

Appendix E Connector Assignments

This Appendix identifies the VMEbus connectors P1, P2, the I/O connectors P3, and J1.

VMEbus P1

Table E-1 P1 Pin Assignments

P1 Pin Number	Row A Signal Mnemonic	Row B Signal Mnemonic	Row C Signal Mnemonic
1	D00	(BBSY*)	D08
2	D01	(BCLR*)	D09
3	D02	(ACFAIL*)	D10
4	D03	BG0IN*	D11
5	D04	BG0OUT*	D12
6	D05	BG1IN*	D13
7	D06	BG1OUT*	D14
8	D07	BG2IN*	D15
9	GND	BG2OUT*	GND
10	(SYSCLK)	BG3IN*	(SYSFAIL*)
11	GND	BG3OUT*	BERR*
12	DS1*	(BR0*)	SYSRESET*
13	DS0*	(BR1*)	LWORD*
14	WRITE*	(BR2*)	AM5
15	GND	(BR3*)	A23
16	DTACK*	AM0	A22
17	GND	AM1	A21
18	AS*	AM2	A20
19	GND	AM3	A19
20	IACK*	GND	A18
21	IACKIN*	(SERCLK)	A17
22	IACKOUT*	(SERDAT*)	A16
23	AM4	GND	A15
24	A07	IRQ7*	A14
25	A06	IRQ6*	A13
26	A05	IRQ5*	A12
27	A04	IRQ4*	A11
28	A03	IRQ3*	A10
29	A02	IRQ2*	A09
30	A01	IRQ1*	A08
31	(-12V)	(+5V STDBY)	(+12V)
32	+5V	+5V	+5V

NOTE: Signal mnemonics shown in parenthesis are not used by the CC143 module.

VMEbus P2

Table E-2 P2 Pin Assignments

P2 Pin Number	Row A Signal Mnemonic	Row B Signal Mnemonic	Row C Signal Mnemonic
1	+5 VOLT	+5 VOLT	+5 VOLT
2	GND	GND	GND
3		(RESERVED)	
4		A24	
5		A25	
6	MRXD	A26	
7	MRTS	A27	
8	MTXD	A28	
9	MCTS	A29	
10		A30	
11		A31	
12	GND	GND	GND
13	+5 VOLT	+5 VOLT	+5 VOLT
14	GND	D16	GND
15		D17	
16	KDATA	D18	GND
17	KCLOCK	D19	GND
18		D20	
19		D21	
20		D22	
21		D23	
22	GND	GND	GND
23	P2VSYNC	D24	P2VSO
24	GND	D25	GND
25	P2CHSYNC	D26	P2CHSO
26	GND	D27	GND
27	P2BLUE	D28	GND
28	GND	D29	GND
29	P2GREEN	D30	GND
30	GND	D31	GND
31	P2RED	GND	GND
32	GND	+5 VOLT	GND

NOTE: Signal mnemonics shown in parenthesis are not used by the CC143 module.

Serial Port P3

P3 Pin Assignments

P3 Pin Number	CC143 Signal Mnemonic
1	n.c.
2	MRXD
3	MTXD
4	n.c.
5	GND
6	n.c.
7	MRTS
8	MCTS
9	n.c.

Keyboard Interface Connector J1

Table E-3 J1 Pin Assignments

J1 Pin Number	CC143 Signal Mnemonic
1	KBD Data
2	reserved
3	GND
4	+5 VOLT
5	KBD Clock
6	reserved

This Page Intentionally Left Blank

Appendix F Short I/O Memory Map

name	start	end	size
G300			
Color Lookup Table	x000	x3FF	24
Byte Counter	x400	x403	24
HalfSync	x484	x487	24
BackPorch	x488	x48B	24
Display	x48C	x48F	24
ShortDisplay	x490	x493	24
BroadPulse	x494	x497	24
Vsync	x498	x49B	24
VBlank	x49C	x49F	24
VDisplay	x4A0	x4A3	24
LineTime	x4A4	x4A7	24
LineStart	x4A8	x4AB	24
MemInit	x4AC	x4AF	24
TransferDelay	x4B0	x4B4	24
Mask Register	x500	x503	24
Control Register	x580	x583	24
Top of Screen Register	x600	x603	24
Boot Location	x680	x683	24
Raster Operation Code Registers			
Raster Operation ZERO	x800	x803	32
Raster Operation AND1	x804	x807	32
Raster Operation AND2	x808	x80B	32
Raster Operation INHIBIT	x80C	x80F	32
Raster Operation AND3	x810	x813	32
Raster Operation THRU	x814	x817	32
Raster Operation EOR	x818	x81B	32
Raster Operation OR1	x81C	x81F	32
Raster Operation NOR	x820	x823	32
Raster Operation ENOR	x824	x827	32
Raster Operation INV1	x828	x82B	32
Raster Operation OR2	x82C	x82F	32
Raster Operation INV2	x830	x833	32
Raster Operation OR3	x834	x837	32
Raster Operation NAND	x838	x83B	32
Raster Operation ONE	x83C	x83F	32
Color Register			
Color Register	x900	x903	32
Address Decoder Registers			
Address Register A31-A28	xA01		4
Address Register A27-A24	xA03		4
Address Register A23-A20	xA05		4
Version Register	xA07		4
AM-code Register 1	xB01		4
AM-code Register 2	xB03		4
DIP Switch Registers			
SW3 Register	xC00		8
SW2 Register	xC01		8
Serial Interface (DUSCC)			
DUSCC Registers	xD01	xD7F	8 (see next page)

Table F-1 DUSCC Register Address Map

Address Channel A	Address Channel B	Acronym	Register Name
xD01	xD41	CMR1	Channel Mode Register 1
xD03	xD43	CMR2	Channel Mode Register 2
xD05	xD45	S1R	SYN 1/Secondary Address 1 Register
xD07	xD47	S2R	SYN 2/Secondary Address 2 Register
xD09	xD49	TPR	Transmitter Parameter Register
xD0B	xD4B	TTR	Transmitter Timing Register
xD0D	xD4D	RPR	Receiver Parameter Register
xD0F	xD4F	RTR	Receiver Timing Register
xD11	xD51	CTPRH	Counter/Timer Preset Register High
xD13	xD53	CTPRL	Counter/Timer Preset Register Low
xD15	xD55	CTCR	Counter/Timer Control Register
xD17	xD57	OMR	Output and Miscellaneous Register
xD19	xD59	CTH	Counter/Timer High
xD1B	xD5B	CTL	Counter/Timer Low
xD1D	xD5D	PCR	Pin Configuration Register
xD1F	xD5F	CCR	Channel Command Register
xD21-xD27	xD61-xD67	TxFIFO	Transmitter FIFO
xD28-xD2F	xD69-xD6F	RxFIFO	Receiver FIFO
xD31	xD71	RSR	Receiver Status Register
xD33	xD73	TRSR	Transmitter and Receiver Status Register
xD35	xD75	ICTSR	Input and Counter/Timer Status Register
xD37	xD77	GSR	General Status Register
xD39	xD79	IER	Interrupt Enable Register
xD3B	xD7B		Not used
xD3D	xD3D	IVR	Interrupt Vector Register - Unmodified
xD7D	xD7D	IVRM	Interrupt Vector Register - Modified
xD3F	xD3F	ICR	Interrupt Control Register
xD7F	xD7F		Not used

Appendix G Video Timing Parameters

The following table show the parameter values for some commonly used configurations. These values are for a NEC multisync monitor, but may be used for other terminals as well.

Table F-1 Video Timing Parameter Examples

Resolution	640 x 480	800 x 600	800 x 600	1024 x 768	1024 x 768	1280 x 1024
Ext Clock	5	5	5 or 8	5	8	8
PLL factor	5	7	8 or 5	13	8	13
Pixel freq.	25 MHz	35 MHz	40 MHz	65 MHz	64 MHz	104 MHz
HalfSync	12	9	10	8	8	13
BackPorch	12	18	30	33	30	52
Display	160	200	200	256	256	320
Short Display	61	76	58	88	91	117
BroadPulse	97	112	108	137	137	195
VSync	4	6	6	8	8	12
VBlank	79	32	32	38	38	52
VDisplay	960	1200	1200	1536	1536	2048
Linetime	198	248	284	336	330	408
MemInit	493	490	489	482	483	472
TransferDelay	19	22	23	30	29	40

This Page Intentionally Left Blank

CC143 Product Note 02

To: CC143 Customers
Date: 21 September 1990
Subject: Known problems of CC143 with G300A and G300B chip

This product note provides a list of known problems with the CC143 module. All problems are related to the G300 controller chip.

Both versions of the G300 chip (mask A and B) exhibit erratic behaviour. The following problems have been encountered.

1. Programming the chip after reset.
 2. Access to the CLUT in byte-mode.
 3. Distortion of video output signals.
- 1) The initialization method specified in the G300 data sheet and the CC143 technical manual (Version 1.1, page 5-10) does not work properly. A work-around for this problem has been found and is as follows for the G300A:
- Reset the G300A chip.
 - Write the PLL multiplication factor to the Boot Location at address x683.
 - Read a byte from the Boot Location at address x683.
 - Read a byte from the Control register at address x583.
 - Write the first byte to the Control Register (bits 7-0) at address address x583.
 - Write the second byte to the Control Register (bits 15-8) at address address x583.
 - Write the third byte to the Control Register (bits 23-16) at address address x583.

The initialization method for the G300B is as follows:

- Reset the G300B chip.
 - Write the PLL multiplication factor to the Boot Location at address x683 (bit 5 must be written '1').
 - Read a byte from the Control Register at address x583.
 - Write the first byte (with value \$80) to the Control Register (bits 7-0) at address address x583.
 - Read a byte from the Control Register at address x583.
- 2) The CLUT cannot reliably be accessed in 8-bit mode when the VTG is running. The G300B Data Sheet Amendments (issue No. 1) states that a byte-access sequence must be aborted and restarted

when the G300 performs a Transfer (DMA) cycle before the access sequence has been completed. There is no method to detect if the G300 has made a Transfer cycle, other than performing a read sequence to check the written value. However this read sequence can also be interrupted by a G300 Transfer cycle which gives unreliable data. A method that may be used for accessing the CLUT is to wait for the FrameInactive signal to become True and then performing the three consecutive access cycles. This has the disadvantage that the FrameInactive signal must be polled and that interrupts should be masked when the processor performs the access sequence. During the first part of FrameInactive, the G300 has no need to start a Transfer cycle.

- 3) Distortion of the video output signals can be seen when using special screen patterns. The distortion is related to the signals on the PixData signal lines which are inputs for the G300. It seems that the PixData signals influence the analog output signals internal in the G300 chip. A redesign is planned by INMOS to solve this problem.